



**256K x 36, 512K x 18**  
**3.3V Synchronous ZBT™ SRAMs**  
**ZBT™ Feature**  
**3.3V I/O, Burst Counter**  
**Pipelined Outputs**

**IDT71V65603/Z**  
**IDT71V65803/Z**

**Features**

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high performance system speed - 150MHz (3.8ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control  $\overline{OE}$
- ◆ Single  $R/\overline{W}$  (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write ( $\overline{BW}_1$  -  $\overline{BW}_4$ ) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 3.3V power supply ( $\pm 5\%$ )
- ◆ 3.3V I/O Supply ( $V_{DDO}$ )
- ◆ Power down controlled by ZZ input
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (FBGA).

**Description**

The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit (9 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V65603/5803 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ( $\overline{CEN}$ ) pin allows operation of the IDT71V65603/5803 to be suspended as long as necessary. All synchronous inputs are ignored when ( $\overline{CEN}$ ) is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) that allow the user to deselect the device when desired. If any one of these three are not asserted when  $\overline{ADV}/\overline{LD}$  is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V65603/5803 have an on-chip burst counter. In the burst mode, the IDT71V65603/5803 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the  $\overline{LBO}$  input pin. The  $\overline{LBO}$  pin selects between linear and interleaved burst sequence. The  $\overline{ADV}/\overline{LD}$  signal is used to load a new external address ( $\overline{ADV}/\overline{LD} = \text{LOW}$ ) or increment the internal burst counter ( $\overline{ADV}/\overline{LD} = \text{HIGH}$ ).

The IDT71V65603/5803 SRAM utilize IDT's latest high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (FBGA).


**Pin Description Summary**

|   |  |        |              |
|---|--|--------|--------------|
| A <sub>0</sub> -A <sub>18</sub>   | Address Inputs                           | Input  | Synchronous  |
| $\overline{CE}_1$ , $\overline{CE}_2$ , $\overline{CE}_3$                     | Chip Enables                             | Input  | Synchronous  |
| $\overline{OE}$   | Output Enable                            | Input  | Asynchronous |
| $R/\overline{W}$  | Read/Write Signal                        | Input  | Synchronous  |
| $\overline{CEN}$  | Clock Enable                             | Input  | Synchronous  |
| $\overline{BW}_1$ , $\overline{BW}_2$ , $\overline{BW}_3$ , $\overline{BW}_4$ | Individual Byte Write Selects            | Input  | Synchronous  |
| CLK   | Clock                                    | Input  | N/A          |
| $\overline{ADV}/\overline{LD}$  | Advance burst address / Load new address | Input  | Synchronous  |
| $\overline{LBO}$  | Linear / Interleaved Burst Order         | Input  | Static       |
| ZZ  | Sleep Mode                               | Input  | Asynchronous |
| I/O <sub>0</sub> -I/O <sub>31</sub> , I/OP <sub>1</sub> -I/OP <sub>4</sub>    | Data Input / Output                      | I/O    | Synchronous  |
| V <sub>DD</sub> , V <sub>DDO</sub>  | Core Power, I/O Power                    | Supply | Static       |
| V <sub>SS</sub>   | Ground                                   | Supply | Static       |

5304 tbi 01

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.

## Functional Block Diagram



## Recommended DC Operating Conditions

| Symbol           | Parameter                   | Min.                | Typ. | Max.                  | Unit |
|------------------|-----------------------------|---------------------|------|-----------------------|------|
| V <sub>DD</sub>  | Core Supply Voltage         | 3.135               | 3.3  | 3.465                 | V    |
| V <sub>DDO</sub> | I/O Supply Voltage          | 3.135               | 3.3  | 3.465                 | V    |
| V <sub>SS</sub>  | Supply Voltage              | 0                   | 0    | 0                     | V    |
| V <sub>IH</sub>  | Input High Voltage - Inputs | 2.0                 | —    | V <sub>DD</sub> +0.3  | V    |
| V <sub>IH</sub>  | Input High Voltage - I/O    | 2.0                 | —    | V <sub>DDO</sub> +0.3 | V    |
| V <sub>IL</sub>  | Input Low Voltage           | -0.3 <sup>(1)</sup> | —    | 0.8                   | V    |

### NOTES:

- V<sub>IL</sub> (min.) = -1.0V for pulse width less than t<sub>cyo</sub>/2, once per cycle.

## Recommended Operating Temperature and Supply Voltage


| Grade      | Ambient Temperature <sup>(1)</sup> | V <sub>SS</sub> | V <sub>DD</sub> | V <sub>DDQ</sub> |
|------------|------------------------------------|-----------------|-----------------|------------------|
| Commercial | 0° C to +70° C                     | 0V              | 3.3V±5%         | 3.3V±5%          |
| Industrial | -40°C to +85°C                     | 0V              | 3.3V±5%         | 3.3V±5%          |

NOTES:

5304 tbl 05

1. During production testing, the case temperature equals the ambient temperature.

## Pin Configuration - 256K x 36




### Top View 100 TQFP

NOTES:

1. Pins 14, 16 and 66 do not have to be connected directly to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
2. Pin 84 is reserved for a future 16M.
3. DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (V<sub>SS</sub>), or tied HIGH (V<sub>DD</sub>).

## Pin Configuration - 512K x 18



### Top View 100 TQFP

**NOTES:**

1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is  $\geq V_{IH}$ .
2. Pin 84 is reserved for a future 16M.
3. DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

### 100 TQFP Capacitance<sup>(1)</sup>

(TA = +25° C, f = 1.0MHz)

| Symbol           | Parameter <sup>(1)</sup> | Conditions             | Max. | Unit |
|------------------|--------------------------|------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 3dV  | 5    | pF   |
| C <sub>I/O</sub> | I/O Capacitance          | V <sub>OUT</sub> = 3dV | 7    | pF   |

5304 tbl 07

### 119 BGA Capacitance<sup>(1)</sup>

(TA = +25° C, f = 1.0MHz)

| Symbol           | Parameter <sup>(1)</sup> | Conditions             | Max. | Unit |
|------------------|--------------------------|------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 3dV  | 7    | pF   |
| C <sub>I/O</sub> | I/O Capacitance          | V <sub>OUT</sub> = 3dV | 7    | pF   |

5304 tbl 07a

**NOTE:**

1. This parameter is guaranteed by device characterization, but not production tested.

## Absolute Maximum Ratings<sup>(1)</sup>

| Symbol                             | Rating                               | Commercial & Industrial       | Unit |
|------------------------------------|--------------------------------------|-------------------------------|------|
| V <sub>TERM</sub> <sup>(2)</sup>   | Terminal Voltage with Respect to GND | -0.5 to +4.6                  | V    |
| V <sub>TERM</sub> <sup>(3,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to V <sub>DD</sub>       | V    |
| V <sub>TERM</sub> <sup>(4,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to V <sub>DD</sub> +0.5  | V    |
| V <sub>TERM</sub> <sup>(5,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to V <sub>DDQ</sub> +0.5 | V    |
| T <sub>A</sub> <sup>(7)</sup>      | Commercial Operating Temperature     | -0 to +70                     | °C   |
|                                    | Industrial Operating Temperature     | -40 to +85                    | °C   |
| T <sub>BIAS</sub>                  | Temperature Under Bias               | -55 to +125                   | °C   |
| T <sub>STG</sub>                   | Storage Temperature                  | -55 to +125                   | °C   |
| P <sub>T</sub>                     | Power Dissipation                    | 2.0                           | W    |
| I <sub>OUT</sub>                   | DC Output Current                    | 50                            | mA   |

**NOTES:**

5304 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>DD</sub> terminals only.
3. V<sub>DDQ</sub> terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DDQ</sub> during power supply ramp up.
7. During production testing, the case temperature equals T<sub>A</sub>.

### 165 fBGA Capacitance<sup>(1)</sup>

(TA = +25° C, f = 1.0MHz)

| Symbol           | Parameter <sup>(1)</sup> | Conditions             | Max. | Unit |
|------------------|--------------------------|------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 3dV  | TBD  | pF   |
| C <sub>I/O</sub> | I/O Capacitance          | V <sub>OUT</sub> = 3dV | TBD  | pF   |

5304 tbl 07b

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 5\%$ )

| Symbol     | Parameter   | Test Conditions   | Min. | Max. | Unit    |
|------------|---|---|------|------|---------|
| $ I_{L1} $ | Input Leakage Current                                 | $V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$        | —    | 5    | $\mu A$ |
| $ I_{L1} $ | $\overline{LBO}$ Input Leakage Current <sup>(1)</sup> | $V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$        | —    | 30   | $\mu A$ |
| $ I_{O1} $ | Output Leakage Current                                | $V_{OUT} = 0V \text{ to } V_{DDQ}, \text{ Device Deselected}$ | —    | 5    | $\mu A$ |
| $V_{OL}$   | Output Low Voltage                                    | $I_{OL} = +8mA, V_{DD} = \text{Min.}$                         | —    | 0.4  | V       |
| $V_{OH}$   | Output High Voltage                                   | $I_{OH} = -8mA, V_{DD} = \text{Min.}$                         | 2.4  | —    | V       |

**NOTE:**

5304 tbl 21

1. The  $\overline{LBO}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ pin will be internally pulled to  $V_{SS}$  if not actively driven.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{DD} = 3.3V \pm 5\%$ )

| Symbol    | Parameter                          | Test Conditions   | 150MHz |     | 133MHz |     | 100MHz |     | Unit |
|-----------|------------------------------------|---|--------|-----|--------|-----|--------|-----|------|
|           |                                    |   | Com'l  | Ind | Com'l  | Ind | Com'l  | Ind |      |
| $I_{DD}$  | Operating Power Supply Current     | Device Selected, Outputs Open, $ADV/\overline{LD} = X, V_{DD} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$                       | 325    | 345 | 300    | 320 | 250    | 270 | mA   |
| $I_{SB1}$ | CMOS Standby Power Supply Current  | Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$  | 40     | 60  | 40     | 60  | 40     | 60  | mA   |
| $I_{SB2}$ | Clock Running Power Supply Current | Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } < V_{LD}, f = f_{MAX}^{(2,3)}$   | 120    | 140 | 110    | 130 | 100    | 120 | mA   |
| $I_{SB3}$ | Idle Power Supply Current          | Device Selected, Outputs Open, $\overline{CEN} \geq V_{IH}, V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$                | 40     | 60  | 40     | 60  | 40     | 60  | mA   |
| $I_{ZZ}$  | Full Sleep Mode Supply Current     | Device Selected, Outputs Open $\overline{CEN} \leq V_{IL}, V_{DD} = \text{Max.}, ZZ \geq V_{HD}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$ | 40     | 60  | 40     | 60  | 40     | 60  | mA   |

**NOTES:**

5304 tbl 22

- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{cvc}$ ;  $f=0$  means no input lines are changing.
- For I/Os  $V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V$ .

### AC Test Load




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

### AC Test Conditions ( $V_{DDQ} = 3.3V$ )

|                                |              |
|--------------------------------|--------------|
| Input Pulse Levels             | 0 to 3V      |
| Input Rise/Fall Times          | 2ns          |
| Input Timing Reference Levels  | 1.5V         |
| Output Timing Reference Levels | 1.5V         |
| AC Test Load                   | See Figure 1 |

5304 tbl 23

## AC Electrical Characteristics

(VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)



| Symbol                              | Parameter                          | 150MHz <sup>(6)</sup> |      | 133MHz |      | 100MHz |      | Unit |
|-------------------------------------|------------------------------------|-----------------------|------|--------|------|--------|------|------|
|                                     |                                    | Min.                  | Max. | Min.   | Max. | Min.   | Max. |      |
| t <sub>CYC</sub>                    | Clock Cycle Time                   | 6.7                   | —    | 7.5    | —    | 10     | —    | ns   |
| t <sub>F</sub> <sup>(1)</sup>       | Clock Frequency                    | —                     | 150  | —      | 133  | —      | 100  | MHz  |
| t <sub>CH</sub> <sup>(2)</sup>      | Clock High Pulse Width             | 2.0                   | —    | 2.2    | —    | 3.2    | —    | ns   |
| t <sub>CL</sub> <sup>(2)</sup>      | Clock Low Pulse Width              | 2.0                   | —    | 2.2    | —    | 3.2    | —    | ns   |
| <b>Output Parameters</b>            |                                    |                       |      |        |      |        |      |      |
| t <sub>CD</sub>                     | Clock High to Valid Data           | —                     | 3.8  | —      | 4.2  | —      | 5    | ns   |
| t <sub>DC</sub>                     | Clock High to Data Change          | 1.5                   | —    | 1.5    | —    | 1.5    | —    | ns   |
| t <sub>CLZ</sub> <sup>(3,4,5)</sup> | Clock High to Output Active        | 1.5                   | —    | 1.5    | —    | 1.5    | —    | ns   |
| t <sub>CHZ</sub> <sup>(3,4,5)</sup> | Clock High to Data High-Z          | 1.5                   | 3    | 1.5    | 3    | 1.5    | 3.3  | ns   |
| t <sub>OE</sub>                     | Output Enable Access Time          | —                     | 3.8  | —      | 4.2  | —      | 5    | ns   |
| t <sub>OLZ</sub> <sup>(3,4)</sup>   | Output Enable Low to Data Active   | 0                     | —    | 0      | —    | 0      | —    | ns   |
| t <sub>OHZ</sub> <sup>(3,4)</sup>   | Output Enable High to Data High-Z  | —                     | 3.8  | —      | 4.2  | —      | 5    | ns   |
| <b>Set Up Times</b>                 |                                    |                       |      |        |      |        |      |      |
| t <sub>SE</sub>                     | Clock Enable Setup Time            | 1.5                   | —    | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SA</sub>                     | Address Setup Time                 | 1.5                   | —    | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SD</sub>                     | Data In Setup Time                 | 1.5                   | —    | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SW</sub>                     | Read/Write (R/W) Setup Time        | 1.5                   | —    | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SADV</sub>                   | Advance/Load (ADV/LD) Setup Time   | 1.5                   | —    | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SC</sub>                     | Chip Enable/Select Setup Time      | 1.5                   | —    | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SB</sub>                     | Byte Write Enable (BWX) Setup Time | 1.5                   | —    | 1.7    | —    | 2.0    | —    | ns   |
| <b>Hold Times</b>                   |                                    |                       |      |        |      |        |      |      |
| t <sub>HE</sub>                     | Clock Enable Hold Time             | 0.5                   | —    | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HA</sub>                     | Address Hold Time                  | 0.5                   | —    | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HD</sub>                     | Data In Hold Time                  | 0.5                   | —    | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HW</sub>                     | Read/Write (R/W) Hold Time         | 0.5                   | —    | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HADV</sub>                   | Advance/Load (ADV/LD) Hold Time    | 0.5                   | —    | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HC</sub>                     | Chip Enable/Select Hold Time       | 0.5                   | —    | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HB</sub>                     | Byte Write Enable (BWX) Hold Time  | 0.5                   | —    | 0.5    | —    | 0.5    | —    | ns   |

5304 tbl 24


### NOTES:

- t<sub>F</sub> = 1/t<sub>CYC</sub>.
- Measured as HIGH above 0.6V<sub>DD0</sub> and LOW below 0.4V<sub>DD0</sub>.
- Transition is measured ±200mV from steady-state.
- These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- To avoid bus contention, the output buffers are designed such that t<sub>CHZ</sub> (device turn-off) is about 1ns faster than t<sub>CLZ</sub> (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t<sub>CLZ</sub> is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t<sub>CHZ</sub>, which is a Max. parameter (worse case at 70 deg. C, 3.135V).
- Commercial temperature range only.

# 100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline



### Timing Waveform of $\overline{OE}$ Operation<sup>(1)</sup>




5304 drw 11

**NOTE:**

1. A read operation is assumed to be in progress.

### Ordering Information



5304 drw 12